#

zynq7000

Here is 1 public repository matching this topic...

CyrilHerzog / lvds_transceiver

lvds - transceiver for zynq7000 with data rate of 1200Mbit/s

monitor delay tab transceiver high-speed verilog-hdl zynq7000 lvds link-layer

Updated Oct 4, 2024
Verilog

Improve this page

Add a description, image, and links to the zynq7000 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the zynq7000 topic, visit your repo's landing page and select "manage topics."