SystemRDL 2.0 language compiler front-end
-
Updated
Aug 1, 2025 - C++
SystemRDL 2.0 language compiler front-end
ACT hardware description language and core tools.
acst - Analog Circuit Synthesis Tool
A simulation tool for abstract microfluidic (1D) simulations for continuous flow, instantaneous mixing, membranes, and droplet routing.
Design, layout, and simulation files of the paper "Atomic Defect-Aware Physical Design of Silicon Dangling Bond Logic on the H-Si(100)-2×1 Surface" by M. Walter, J. Croshaw, S. S. H. Ng, K. Walus, R. Wolkow, and R. Wille in DATE 2024.
Simulated Annealing based fixed-die standard cell placement engine for IBM benchmark netlists
Fiduccia-Mattheyses method to bi-partition the ISPD 2016 benchmarks and minimized the cutset
This is the implementation of TopoPart paper.
DA_ETCS - A tool for railway design automation for ETCS Level 3
Experimental structural design automation and optimization methods, implemented in C++
Add a description, image, and links to the design-automation topic page so that developers can more easily learn about it.
To associate your repository with the design-automation topic, visit your repo's landing page and select "manage topics."