A verification test case for a master implementation of the Two-Wire Serial Register Interface based on Systemverilog and UVM.
-
Updated
Nov 19, 2017 - SystemVerilog
#
two-wire-serial-interface
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the two-wire-serial-interface topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the two-wire-serial-interface topic, visit your repo's landing page and select "manage topics."